VHDL using others with vectors code example
Example: vhdl vector set 0
Bus_S <= (others => '0'); -- set vector to zeros
Bus_S(0) <= value; -- assign value to bit 0
Bus_S <= (others => '0'); -- set vector to zeros
Bus_S(0) <= value; -- assign value to bit 0