nested if and else in verilog code example

Example: if else statement verilog

if (condition1) begin
     ...
 end
 else if (condition2) begin
     ...
 end
 else begin
     ...
 end