include verilog module from other file code example
Example: verilog import module
`include "folder/sub.sv"
module top;
sub sub_i(
.a(),
.b()
...
`include "folder/sub.sv"
module top;
sub sub_i(
.a(),
.b()
...