New posts in Dram

How can I implement a very simple asynchronous DRAM controller?

Why does a DRAM cell necessarily contain a capacitor?