New posts in Libero

Is using floor plan tool during FPGA design ever actually useful or required?