New posts in Register Transfer Level

Is it necessary to seperate combinational logic from sequential logic while coding in VHDL, while aiming for synthesis?

How to use clock gating in RTL?